

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/820,570	03/28/2001	Ryo Inoue	10559-330001 / P9842-ADI-	7113
20985 7	590 05/05/2004		EXAMINER	
FISH & RICHARDSON, PC 12390 EL CAMINO REAL SAN DIEGO, CA 92130-2081			TSAI, HENRY	
			ART UNIT	PAPER NUMBER
,			2183	6
		DATE MAILED: 05/05/2004	1 '	

Please find below and/or attached an Office communication concerning this application or proceeding.

r				_	<b>/</b>
_		Application	n No.	Applicant(s	3)
.1		09/820,57	0	INOUE ET A	AL.
	Office Action Summary	Examiner		Art Unit	
		Henry W.H		2183	. 1
 Period for	The MAILING DATE of this communicat Reply	ion appears on the	cover shee	et with the corresponden	ce address
THE MA - Extension after Sti - If the pe - If NO pe - Failure t - Any repl	RTENED STATUTORY PERIOD FOR ALLING DATE OF THIS COMMUNICATION of time may be available under the provisions of 37 (6) MONTHS from the mailing date of this communication of reply specified above is less than thirty (30) date of the provision of	TION. ' CFR 1.136(a). In no eve ation. ys, a reply within the statury period will apply and will by statute, cause the appli	ent, however, ma utory minimum o Il expire SIX (6) ication to becon	ay a reply be timely filed  of thirty (30) days will be considere  MONTHS from the mailing date one ABANDONED (35 U.S.C. § 13	of this communication. 33).
1)⊠ F	Responsive to communication(s) filed of	on <u>11 December 2</u>	<u>2003</u> .		
2a)□ -	This action is <b>FINAL</b> . 2b)		non-final.		
	Since this application is in condition for closed in accordance with the practice of Claims				
4)⊠ C	laim(s) 1-24 is/are pending in the app	lication.			
4a	) Of the above claim(s) is/are w	vithdrawn from cor	nsideration		
5)□ C	laim(s) is/are allowed.				
6)⊠ C	laim(s) <u>1-24</u> is/are rejected.				
7)□ C	laim(s) is/are objected to.				
8)□ C	aim(s) are subject to restriction	n and/or election re	quirement		
Application	Papers				
9)⊠ Th	e specification is objected to by the Ex	kaminer.			
10)□ Th	e drawing(s) filed on is/are: a)[	accepted or b)	objected to	by the Examiner.	
	Applicant may not request that any objection				• •
	e proposed drawing correction filed or			disapproved by the Ex	xaminer.
	f approved, corrected drawings are require		ice action.		
	e oath or declaration is objected to by	tne Examiner.			
	der 35 U.S.C. §§ 119 and 120				
•	cknowledgment is made of a claim for	foreign priority und	der 35 U.S	.C. § 119(a)-(d) or (f).	
•	All b)☐ Some * c)☐ None of:				
	Certified copies of the priority doc				
	Certified copies of the priority doc				
	<ul> <li>Copies of the certified copies of the application from the Internation application for application for action for action for a certification.</li> </ul>	nal Bureau (PCT l	Rule 17.2(a	a)).	ional Stage
14) <u>□</u> Ack	nowledgment is made of a claim for d	omestic priority un	ıder 35 U.S	S.C. § 119(e) (to a provis	sional application).
	The translation of the foreign langua nowledgment is made of a claim for d	-			
Attachment(s)					
2) 🔲 Notice o	f References Cited (PTO-892) f Draftsperson's Patent Drawing Review (PTO-5 ion Disclosure Statement(s) (PTO-1449) Paper			view Summary (PTO-413) Pape e of Informal Patent Application:	

Application/Control Number: 09/820,570 Page 2

Art Unit: 2183

### DETAILED ACTION

### Claim Objections

1. Claim 2 is objected to because of the following informalities: In claim 2, line 2, "the to" is redundant and should be deleted. Appropriate correction is required.

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Application/Control Number: 09/820,570 Art Unit: 2183

3. Claims 1-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Arona (U.S. Patent No. 6,442,678), hereafter referred to as Arora' 678.

Referring to claims 1 and 7, Arora' 678 discloses as claimed a method comprising: introducing a multi-cycle instruction (since the Arora'678' processor comprising pipelines for multicycle instruction, see Fig. 1, see also col. 3, lines 7-8, regarding "any pipeline stage may take any number of clock cycles") including two or more sub-instructions into a pipeline (inherently existing in the Arora'678's pipeline processor see Fig. 1); writing a result generated in response to a sub instruction in a speculative commit register (SRF 106, see Fig. 1, see also Col. 1, lines 29-31, regarding the processor has finished executing an instruction and has ensured that all prior instructions will also complete, the instruction is "retired"); and writing a value in the speculative commit register (SRF 106, se Fig. 1) to an architectural register (ARF 105, see Fig. 1) in response to the multi-cycle instruction committing (see Col. 1, lines 31-33, regarding when the instruction is "retired", the result of the instruction may be stored in an architectural file (i.e. committed to an architectural state). Regarding claim 7, Arora'678 also discloses a machine-readable medium (such as

Art Unit: 2183

Arora'678's main memory) which stores machine-executable instructions.

Referring to claims 13 and 22, Arora'678 discloses as claimed a processor (see Fig. 1) comprising: a pipeline operative to execute a multi-cycle instruction (since the Arora'678' processor comprising pipelines for multi-cycle instruction, see Fig. 1, see also col. 3, lines 7-8, regarding "any pipeline stage may take any number of clock cycles") including a terminal sub-instruction and a nonterminal sub-instruction (see Col. 1, lines 29-31, regarding "the processor has finished executing an instruction and has ensured that all prior instructions will also complete, the instruction is retired", note the last instruction is reasonably and broadly interpreted as a terminal sub-instruction. In addition, an instruction is also decoded and comprises several microinstructions (or sub-instructions)); an architectural register (ARF 105, see Fig. 1); a speculative commit register (SRF 106, see Fig. 1, see also Col. 1, lines 29-31, regarding the processor has finished executing an instruction and has ensured that all prior instructions will also complete, the instruction is "retired") operative to store results generated in responsive to the sub-instructions; and a controller (inherently existing in the Arora'678's processor such as

Art Unit: 2183

control unit or other control logic, se also col. 4, line 66-67, and col. 5, lines 1-2, regarding the speculative results become architectural results and are stored in ARF 105) operative to control writing a result from the speculative commit register to the architectural register in response to the terminal sub-instruction committing (see Col. 1, lines 31-33, regarding when the instruction is "retired", the result of the instruction may be stored in an architectural file (i.e. committed to an architectural state). Further, regarding claim 22, Arora'678 also discloses: a system comprising: static random address memory (inherently existing in the Arora'678's system such as a cache memory see Fig. 1); and processor (inherently existing in the Arora'678's system such as a CPU see Fig. 1) coupled to the static random access memory.

As to claims 2, 8, and 16, Arora'678 also discloses: writing the value to a pointer register (see Col. 3, lines 34-39, regarding ARF 405 can be any type of register file or register stack, inherently storing pointer values).

As to claims 3 and 9, Arora'678 also discloses: introducing a conterminal sub-instruction and a terminal sub-instruction into the pipeline (see Col. 1, lines 29-31, regarding "the processor has finished executing an instruction and has ensured that all prior instructions will also complete,

Art Unit: 2183

the instruction is retired", note the last instruction is reasonably and broadly interpreted as a terminal sub-instruction. In addition, an instruction is also decoded and comprises several microinstructions (or sub-instructions).

As to claims 4 and 10, Arora'678 also discloses: writing the value in response to the terminal sub-instruction committing (as set forth above, see Col. 1, lines 31-33, regarding when the instruction is "retired", the result of the instruction may be stored in an architectural file (i.e. committed to an architectural state).

As to claims 5, 11, 18, and 23, Arora'678 also discloses: writing a stack pointer value (see Col. 3, lines 34-39, regarding ARF 405 can be any type of register file or register stack, inherently storing stack pointer values).

As to claims 6, 12, 17, and 24, Arora'678 also discloses: writing a frame pointer value (see Col. 3, lines 34-39, regarding ARF 405 can be any type of register file or register stack, inherently storing frame pointer values).

As to claim 14, Arora'678 also discloses: a switching element (<u>multiplexed 109</u>, see Fig. 1) comprising: first input data line (<u>the output line of Merge Logic 107</u>, see Fig. 1 since Merge Logic 107 is coupled to pipeline) coupled to the pipeline; second input data line (the feedback data line from SRF 106, see

Art Unit: 2183

Fig. 1) coupled to the speculative commit register; and an output data line coupled to the architectural register (the output line of ARF 105, see Fig. 1), said switching element being operative to switch between the first input data line and the second input data line in response to control signals from the controller (the control logic 108, see Fig. 1).

As to claim 15, Arora'678 also discloses: the switching element comprises a multiplexed (multiplexed 109, see Fig. 1).

As to claim 19, Arora'678 also discloses: an instruction operative to invoke a subroutine (inherently existing in the Arora'678's instructions since a subroutine is either used in a program or microcode in the Arora'678's processor).

As to claim 20, Arora'678 also discloses: an instruction operative to exit a subroutine (inherently existing in the Arora'678's instructions since a subroutine is either used in a program or microcode in the Arora'678's processor).

As to claim 21, Arora'678 also discloses: an instruction operative to push or pop two or more values from a stack in sequence (see Col. 3, lines 34-39, regarding ARF 405 can be any type of register file or register stack, inherently having the instruction operative to push or pop two or more values as clamed).

Art Unit: 2183

### Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure wherein Atsushi'459 discloses a multi-processor system comprising a variable number of stages in a pipeline and the registers for storing the intermediate results in the pipelines; Cherabuddi'416 also discloses working register file 508 and architectural register file 159 for storing the results during the process in the pipelines; Meier et al.'072 also discloses register file 318 comprising in a total of 88 registers in which 72 are speculative registers and 16 are architectural registers; and Shen et al.'742 all also disclose a system processing the multi-cycle instruction as claimed

### Contact Information

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dr. Henry Tsai whose telephone number is (703) 308-7600. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:00 PM. If attempts to reach the examiner by telephone are unsuccessful, the examiner supervisor, Eddie Chan, can be reached on (703) 305-9712. Any inquiry of a general nature or relating to the

Art Unit: 2183

Page 9

status of this application or proceeding should be directed to the TC 2100 receptionist whose telephone number is (703) 305-3900.

6. In order to reduce pendency and avoid potential delays,
Group 2100 is encouraging FAXing of responses to Office actions
directly into

the Group at fax number: 703-872-9306.

This practice may be used for filing papers not requiring a fee. It may also be used for filing papers which require a fee by applicants who authorize charges to a PTO deposit account. Please identify the examiner and art unit at the top of your cover sheet. Papers submitted via FAX into Group 2100 will be promptly forward to the examiner.

HENRY W.H.TSAI ERIMARY EXAMINER

April 30, 2004